

FDC6333C

30V N & P-Channel PowerTrench[®] MOSFETs

General Description

These N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.



These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive SO-8 and TSSOP-8 packages are impractical.

Applications

- DC/DC converter
- Load switch
- LCD display inverter

Features

- **Q1** 2.5 A, 30V. $R_{DS(ON)} = 95\text{ m}\Omega @ V_{GS} = 10\text{ V}$
 $R_{DS(ON)} = 150\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$
- **Q2** -2.0 A, 30V. $R_{DS(ON)} = 150\text{ m}\Omega @ V_{GS} = -10\text{ V}$
 $R_{DS(ON)} = 220\text{ m}\Omega @ V_{GS} = -4.5\text{ V}$
- Low gate charge
- High performance trench technology for extremely low $R_{DS(ON)}$.
- SuperSOT -6 package: small footprint (72% smaller than SO-8); low profile (1mm thick).



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
V _{DSS}	Drain-Source Voltage	30	-30	V
V _{GSS}	Gate-Source Voltage	±16	±25	V
I _D	Drain Current – Continuous (Note 1a)	2.5	-2.0	A
	– Pulsed	8	-8	
P _D	Power Dissipation for Single Operation (Note 1a) (Note 1b) (Note 1c)	0.96		W
		0.9		
		0.7		
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150		°C

Thermal Characteristics

R _{θJA}	Thermal Resistance, Junction-to-Ambient (Note 1a)	130	°C/W
R _{θJC}	Thermal Resistance, Junction-to-Case (Note 1)	60	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.333	FDC6333C	7"	8mm	3000 units

Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units	
Off Characteristics							
BV_{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$ $V_{GS} = 0\text{ V}, I_D = -250\ \mu\text{A}$	Q1 Q2	30 –30		V	
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}, \text{Ref. to } 25^\circ\text{C}$ $I_D = -250\ \mu\text{A}, \text{Ref. to } 25^\circ\text{C}$	Q1 Q2	27 –22		mV/°C	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24\text{ V}, V_{GS} = 0\text{ V}$ $V_{DS} = -24\text{ V}, V_{GS} = 0\text{ V}$	Q1 Q2		1 –1	μA	
I_{GSSF}	Gate–Body Leakage, Forward	$V_{GS} = 16\text{ V}, V_{DS} = 0\text{ V}$ $V_{GS} = 25\text{ V}, V_{DS} = 0\text{ V}$	Q1 Q2		100 100	nA	
I_{GSSR}	Gate–Body Leakage, Reverse	$V_{GS} = -16\text{ V}, V_{DS} = 0\text{ V}$ $V_{GS} = -25\text{ V}, V_{DS} = 0\text{ V}$	Q1 Q2		–100 –100	nA	
On Characteristics (Note 2)							
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	Q1	1	1.8	3	V
			Q2	–1	–1.8	–3	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}, \text{Ref. To } 25^\circ\text{C}$ $I_D = -250\ \mu\text{A}, \text{Ref. to } 25^\circ\text{C}$	Q1		4		mV/°C
			Q2		–4		
$R_{DS(on)}$	Static Drain–Source On–Resistance	$V_{GS} = 10\text{ V}, I_D = 2.5\text{ A}$ $V_{GS} = 4.5\text{ V}, I_D = 2.0\text{ A}$ $V_{GS} = 10\text{ V}, I_D = 2.5\text{ A}, T_J = 125^\circ\text{C}$ $V_{GS} = -10\text{ V}, I_D = -2.0\text{ A}$ $V_{GS} = -4.5\text{ V}, I_D = -1.7\text{ A}$ $V_{GS} = 10\text{ V}, I_D = -2.0\text{ A}, T_J = 125^\circ\text{C}$	Q1		73 90 106	95 150 148	m Ω
			Q2		95 142 149	130 220 216	
$I_{D(on)}$	On–State Drain Current	$V_{GS} = 10\text{ V}, V_{DS} = 5\text{ V}$ $V_{GS} = -10\text{ V}, V_{DS} = -5\text{ V}$	Q1	8			A
			Q2	–8			
g_{FS}	Forward Transconductance	$V_{DS} = 5\text{ V}, I_D = 2.5\text{ A}$ $V_{DS} = -5\text{ V}, I_D = -2.0\text{ A}$	Q1		7		S
			Q2		3		
Dynamic Characteristics							
C_{iss}	Input Capacitance	$V_{DS} = 15\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{MHz}$ $V_{DS} = -15\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{MHz}$	Q1		282		pF
			Q2		185		
C_{oss}	Output Capacitance	$V_{DS} = 15\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{MHz}$ $V_{DS} = -15\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{MHz}$	Q1		49		pF
			Q2		56		
C_{riss}	Reverse Transfer Capacitance	$V_{DS} = 15\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{MHz}$ $V_{DS} = -15\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{MHz}$	Q1		20		pF
			Q2		26		
Switching Characteristics (Note 2)							
$t_{d(on)}$	Turn–On Delay Time	For Q1 : $V_{DS} = 15\text{ V}, I_{DS} = 1\text{ A}$ $V_{GS} = 10\text{ V}, R_{GEN} = 6\ \Omega$ For Q2 : $V_{DS} = -15\text{ V}, I_{DS} = -1\text{ A}$ $V_{GS} = -10\text{ V}, R_{GEN} = 6\ \Omega$	Q1		4.5	9	ns
			Q2		4.5	9	
t_r	Turn–On Rise Time	For Q1 : $V_{DS} = 15\text{ V}, I_{DS} = 1\text{ A}$ $V_{GS} = 10\text{ V}, R_{GEN} = 6\ \Omega$ For Q2 : $V_{DS} = -15\text{ V}, I_{DS} = -1\text{ A}$ $V_{GS} = -10\text{ V}, R_{GEN} = 6\ \Omega$	Q1		6	12	ns
			Q2		13	23	
$t_{d(off)}$	Turn–Off Delay Time	For Q1 : $V_{DS} = 15\text{ V}, I_{DS} = 1\text{ A}$ $V_{GS} = 10\text{ V}, R_{GEN} = 6\ \Omega$ For Q2 : $V_{DS} = -15\text{ V}, I_{DS} = -1\text{ A}$ $V_{GS} = -10\text{ V}, R_{GEN} = 6\ \Omega$	Q1		19	34	ns
			Q2		11	20	
t_f	Turn–Off Fall Time	For Q1 : $V_{DS} = 15\text{ V}, I_{DS} = 1\text{ A}$ $V_{GS} = 10\text{ V}, R_{GEN} = 6\ \Omega$ For Q2 : $V_{DS} = -15\text{ V}, I_{DS} = -1\text{ A}$ $V_{GS} = -10\text{ V}, R_{GEN} = 6\ \Omega$	Q1		1.5	3	ns
			Q2		2	4	
Q_g	Total Gate Charge	For Q1 : $V_{DS} = 15\text{ V}, I_{DS} = 2.5\text{ A}$ $V_{GS} = 10\text{ V}, R_{GEN} = 6\ \Omega$ For Q2 : $V_{DS} = -15\text{ V}, I_{DS} = -2.0\text{ A}$ $V_{GS} = -10\text{ V}, R_{GEN} = 6\ \Omega$	Q1		4.7	6.6	nC
			Q2		4.1	5.7	
Q_{gs}	Gate–Source Charge	For Q1 : $V_{DS} = 15\text{ V}, I_{DS} = 2.5\text{ A}$ $V_{GS} = 10\text{ V}, R_{GEN} = 6\ \Omega$ For Q2 : $V_{DS} = -15\text{ V}, I_{DS} = -2.0\text{ A}$ $V_{GS} = -10\text{ V}, R_{GEN} = 6\ \Omega$	Q1		0.9		nC
			Q2		0.8		
Q_{gd}	Gate–Drain Charge	For Q1 : $V_{DS} = 15\text{ V}, I_{DS} = 2.5\text{ A}$ $V_{GS} = 10\text{ V}, R_{GEN} = 6\ \Omega$ For Q2 : $V_{DS} = -15\text{ V}, I_{DS} = -2.0\text{ A}$ $V_{GS} = -10\text{ V}, R_{GEN} = 6\ \Omega$	Q1		0.6		nC
			Q2		0.4		

Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise noted


Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Drain–Source Diode Characteristics and Maximum Ratings


I_S	Maximum Continuous Drain–Source Diode Forward Current	Q1			0.8	A	
		Q2			-0.8		
V_{SD}	Drain–Source Diode Forward Voltage	Q1	$V_{GS} = 0\text{ V}, I_S = 0.8\text{ A}$	(Note 2)	0.8	1.2	V
		Q2	$V_{GS} = 0\text{ V}, I_S = 0.8\text{ A}$	(Note 2)	0.8	-1.2	

Notes:


1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



- a) 130°C/W when mounted on a 0.125 in^2 pad of 2 oz. copper.



- b) 140°C/W when mounted on a $.004\text{ in}^2$ pad of 2 oz copper



- c) 180°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < $300\mu\text{s}$, Duty Cycle < 2.0%

Typical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: N-Channel (continued)




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics: P-Channel




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 15. Transfer Characteristics.




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: P-Channel (continued)




Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.




Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c.
Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE _x TM	FAST [®]	OPTOLOGIC TM	SMART START TM	VCX TM
Bottomless TM	FAST _r TM	OPTOPLANAR TM	STAR*POWER TM	
CoolFET TM	FRFET TM	PACMAN TM	Stealth TM	
CROSSVOLT TM	GlobalOptoisolator TM	POP TM	SuperSOT TM -3	
DenseTrench TM	GTO TM	Power247 TM	SuperSOT TM -6	
DOMET TM	HiSeC TM	PowerTrench [®]	SuperSOT TM -8	
EcoSPARK TM	ISOPLANAR TM	QFET TM	SyncFET TM	
E ² CMOS TM	LittleFET TM	QS TM	TinyLogic TM	
EnSigna TM	MicroFET TM	QT Optoelectronics TM	TruTranslation TM	
FACT TM	MicroPak TM	Quiet Series TM	UHC TM	
FACT Quiet Series TM	MICROWIRE TM	SILENT SWITCHER [®]	UltraFET [®]	

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.